View CY7C128A-15PC_860583.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1CY 7C12 8A
CY7C128A
2K x 8 Static RAM
Features
* Automatic power-down when deselected * CMOS for optimum speed/power * High speed -- 15 ns * Low active power -- 440 mW (commercial) -- 550 mW (military) * Low standby power -- 110 mW * TTL-compatible inputs and outputs * Capable of withstanding greater than 2001V electrostatic discharge * VIH of 2.2V
Functional Description
The CY7C128A is a high-performance CMOS static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE), and active LOW output enable (OE) and three-state drivers. The CY7C128A has an automatic power-down feature, reducing the power consumption by 83% when deselected. Writing to the device is accomplished when the chip enable (CE) and write enable (WE) inputs are both LOW. Data on the eight I/O pins (I/O0 through I/O7) is written into the memory location specified on the address pins (A0 through A10). Reading the device is accomplished by taking chip enable (CE) and output enable (OE) LOW while write enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight I/O pins. The I/O pins remain in high-impedance state when chip enable (CE) or output enable (OE) is HIGH or write enable (WE) is LOW. The CY7C128A utilizes a die coat to insure alpha immunity.
Logic Block Diagram
Pin Configurations
DIP/SOJ Top View
A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND 1 24 23 2 22 3 4 21 5 20 6 19 7C128A 18 7 17 8 9 16 10 15 11 14 12 13 VCC A8 A9 WE OE A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 C128A-2
INPUT BUFFER
I/O0 I/O1 I/O2
A10 A9 A8 A7 A6 A5 A4 CE WE OE A3 A2 A1 A0
128 x 16 x 8 ARRAY
I/O3 I/O4 I/O5
A4 A3 A2 A1 A0 I/O0 I/O1
LCC Top View
COLUMN DECODER
POWER DOWN
I/O6 I/O7
C128A-1
3 2 1 24 23 4 22 5 21 6 20 7 7C128A 19 8 18 9 17 10 16 11 12 13 14 15
A9 WE OE A10 CE I/O7 I/O6 C128A-3
Selection Guide
Maximum Access Time (ns) Maximum Operating Current (mA) Maximum Standby Current (mA) Commercial Military Commercial Military 7C128A-15 15 120 40/40 7C128A-20 20 100 125 40/20 40/20 7C128A-25 25 100 125 20 40 7C128A-35 35 100 100 20 20 7C128A-45 45 100 20
Cypress Semiconductor Corporation
*
3901 North First Street
*
San Jose * CA 95134 * 408-943-2600 December 1988 - Revised December 1992
CY7C128A
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ................................. -65C to +150C Ambient Temperature with Power Applied............................................. -55C to +125C Supply Voltage to Ground Potential (Pin 28 to Pin 14) ........................................... -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State ............................................... -0.5V to +7.0V DC Input Voltage............................................ -3.0V to +7.0V Output Current into Outputs (LOW)............................. 20 mA Static Discharge Voltage .......................................... >2001V (per MIL-STD-883, Method 3015) Latch-Up Current .................................................... >200 mA
Operating Range
Range Commercial Military[1] Ambient Temperature 0C to +70C -55C to +125C VCC 5V 10% 5V 10%
Electrical Characteristics Over the Operating Range[2]
7C128A-15 7C128A-20 7C128A-25 7C128A-35,45 Parameter VOH VOL VIH VIL IIX IOZ IOS ICC ISB1 Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage[3] Input Load Current Output Leakage Current Output Short Circuit Current[4] VCC Operating Supply Current Automatic CE Power-Down Current Automatic CE Power-Down Current GND < VI < VCC GND < VI < VCC Output Disabled VCC = Max., VOUT = GND VCC = Max. IOUT = 0 mA Max. VCC, CE > VIH, Min. Duty Cycle = 100% Max. VCC, CE1 >VCC-0.3V, VIN > VCC-0.3V or VIN < 0.3V Com'l Mil Com'l Mil Com'l Mil 40 40 Test Conditions VCC = Min., IOH = -4.0 mA VCC = Min., IOL = 8.0 mA 2.2 -0.5 -10 -10 Min. 2.4 0.4 VCC 0.8 +10 +10 -300 120 2.2 -0.5 -10 -10 Max. Min. 2.4 0.4 VCC 0.8 +10 +10 -300 100 125 40 40 20 20 2.2 -0.5 -10 -10 Max. Min. 2.4 0.4 VCC 0.8 +10 +10 -300 100 125 20 40 20 20 2.2 -0.5 -10 -10 Max. Min. 2.4 0.4 VCC 0.8 +10 +10 -300 100 100 20 20 20 20 mA mA Max. Unit V V V V A A mA mA
ISB2
Capacitance[5]
Parameter CIN COUT Description Input Capacitance Output Capacitance Test Conditions TA = 25C, f = 1 MHz, VCC = 5.0V Max. 10 10 Unit pF pF
Notes: 1. TA is the "instant on" case temperature. 2. See the last page of this specification for Group A subgroup testing information. 3. VIL (min.) = -3.0V for pulse durations less than 30 ns. 4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. 5. Tested initially and after any design or process changes that may affect these parameters.
2
CY7C128A
AC Test Loads and Waveforms
5V OUTPUT 30 pF INCLUDING JIG AND SCOPE Equivalent to: R2 255 R1 481 5V OUTPUT 5 pF INCLUDING JIG AND SCOPE R2 255 R1 481 ALL INPUT PULSES 3.0V GND 10% 90% 90% 10% 5 ns
5 ns
(a)
(b)
C128A-4 C128A-5
THEVENIN EQUIVALENT 167 1.73V
OUTPUT
Switching Characteristics Over the Operating Range[2,6]
7C128A-15 Parameter READ CYCLE tRC tAA tOHA tACE tDOE tLZOE tHZOE tLZCE tHZCE tPU tPD tWC tSCE tAW tHA tSA tPWE tSD tHD tHZWE tLZWE Read Cycle Time Address to Data Valid Data Hold from Address Change CE LOW to Data Valid OE LOW to Data Valid OE LOW to Low Z OE HIGH to High Z[7] CE LOW to Low Z[8] CE HIGH to High Z[7,8] 0 15 15 12 12 0 0 12 10 0 7 5 5 20 15 15 0 0 15 10 0 7 5 CE LOW to Power-Up CE HIGH to Power-Down Write Cycle Time CE LOW to Write End Address Set-Up to Write End Address Hold from Write End Address Set-Up to Write Start WE Pulse Width Data Set-Up to Write End Data Hold from Write End WE LOW to High Z[7] WE HIGH to Low Z 5 8 0 20 20 20 20 0 0 15 10 0 7 5 3 8 5 8 0 20 25 25 25 0 0 20 15 0 10 5 5 15 10 3 8 5 10 0 20 40 30 30 0 0 20 15 0 15 15 15 5 20 10 3 10 5 15 0 25 20 20 5 25 12 3 12 5 15 25 25 5 35 15 3 15 35 35 5 45 20 45 45 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Description Min. Max. 7C128A-20 Min. Max. 7C128A-25 Min. Max. 7C128A-35 Min. Max. 7C128A-45 Min. Max. Unit
WRITE CYCLE[9]
Notes: 6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified IOL/IOH and 30-pF load capacitance. 7. tHZOE, tHZCE, and tHZWE are specified with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured 500 mV from steady state voltage. 8. At any given temperature and voltage condition, tHZCE is less than tLZCE for any given device. 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
3
CY7C128A
Switching Waveforms
Read Cycle No. 1[10,11]
tRC ADDRESS tOHA DATA OUT PREVIOUS DATA VALID tAA DATA VALID
C128A-6
Read Cycle No. 2[10,12]
CE tACE OE tDOE tLZOE HIGH IMPEDANCE tLZCE VCC SUPPLY CURRENT tPU 50% tPD ICC 50% ISB
C128A-7
tRC
tHZOE tHZCE DATA VALID
HIGH IMPEDANCE
DATA OUT
Write Cycle No. 1 (WE
Controlled)[9,13]
tWC
ADDRESS tSCE CE tSA WE tSD DATA IN DATAIN VALID tHZWE DATA I/O DATA UNDEFINED
C128A-8
tAW tPWE
tHA
tHD
tLZWE HIGH IMPEDANCE
Notes: 10. WE is HIGH for read cycle. 11. Device is continuously selected. OE, CE = VIL. 12. Address valid prior to or coincident with CE transition LOW. 13. Data I/O pins enter high-impedance state, as shown, when OE is held LOW during write.
4
CY7C128A
Switching Waveforms (continued)
Write Cycle No. 2 (CE Controlled)[9,13,14]
tWC ADDRESS tSA CE tAW tPWE WE tSD DATA IN DATA IN VALID tHZWE DATA I/O HIGH IMPEDANCE DATA UNDEFINED
C128A-9
tSCE
tHA
tHD
Notes: 14. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
Typical DC and AC Characteristics
NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE 1.4 1.2 1.0 0.8 0.6 0.6 0.4 0.2 0.0 4.0 4.5 5.0 ISB 5.5 6.0 0.4 0.2 0.0 -55 ISB 25 125 VCC =5.0V VIN =5.0V 60 40 20 0 0.0 1.0 2.0 3.0 4.0 ICC 0.8 1.2 1.0 ICC NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE 120 100 80 VCC =5.0V TA =25C) OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE
SUPPLY VOLTAGE(V) NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE 1.4 1.3 1.2 1.2 1.1 TA =25C 1.0 0.9 0.8 4.0 4.5 5.0 5.5 6.0 0.8 0.6 -55 1.0 1.6 1.4
AMBIENT TEMPERATURE(C) NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE 140 120 100 80 60 VCC =5.0V 40 20 25 125 0 0.0
OUTPUT VOLTAGE(V) OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE
VCC =5.0V TA =25C
1.0
2.0
3.0
4.0
SUPPLY VOLTAGE(V)
AMBIENT TEMPERATURE(C)
OUTPUT VOLTAGE(V)
5
CY7C128A
Typical DC and AC Characteristics (continued)
TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE 3.0 2.5 2.0 1.5 1.0 0.5 0.0 0.0 1.0 2.0 3.0 4.0 5.0 30.0 25.0 20.0 15.0 10.0 5.0 0.0 0 200 400 VCC =4.5V TA =25C TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 1.4 1.3 1.2 1.1 1.0 0.9 0.8 0 10 20 30 40 VCC =5.0V TA =25C VIN =0.5V NORMALIZED I CC vs. CYCLE TIME
600
800 1000
SUPPLY VOLTAGE(V)
CAPACITANCE(pF)
CYCLE FREQUENCY(MHz)
Ordering Information
Speed (ns) 15 20 Ordering Code CY7C128A-15PC CY7C128A-15VC CY7C128A-20PC CY7C128A-20VC CY7C128A-20DMB CY7C128A-20LMB CY7C128A-25PC CY7C128A-25VC CY7C128A-25DMB CY7C128A-25LMB CY7C128A-35PC CY7C128A-35VC CY7C128A-35DMB CY7C128A-35LMB CY7C128A-45DMB CY7C128A-45LMB Package Name P13 V13 P13 V13 D14 L53 P13 V13 D14 L53 P13 V13 D14 L53 D14 L53 Package Type 24-Lead (300-Mil) Molded DIP 24-Lead Molded SOJ 24-Lead (300-Mil) Molded DIP 24-Lead Molded SOJ 24-Lead (300-Mil) CerDIP 24-Pin Rectangular Leadless Chip 24-Lead (300-Mil) Molded DIP 24-Lead Molded SOJ 24-Lead (300-Mil) CerDIP 24-Pin Rectangular Leadless Chip 24-Lead (300-Mil) Molded DIP 24-Lead Molded SOJ 24-Lead (300-Mil) CerDIP 24-Pin Rectangular Leadless Chip 24-Lead (300-Mil) CerDIP 24-Pin Rectangular Leadless Chip Operating Range Commercial Commercial Military Carrier Commercial Military Carrier Commercial Military Carrier Military Carrier
25
35
45
6
CY7C128A
MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics
Parameter VOH VOL VIH VIL Max. IIX IOZ ICC ISB Subgroups 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3
Switching Characteristics
Parameter READ CYCLE tRC tAA tOHA tACE tDOE WRITE CYCLE tWC tSCE tAW tHA tSA tPWE tSD tHD Subgroups 7, 8, 7, 8, 7, 8, 7, 8, 7, 8, 7, 8, 7, 8, 7, 8, 7, 8, 7, 8, 7, 8, 7, 8, 7, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 10, 11 10, 11 10, 11 10, 11 10, 11 10, 11 10, 11 10, 11 10, 11 10, 11 10, 11 10, 11 10, 11
Document #: 38-00094-B
7
CY7C128A
Package Diagrams
24-Lead (300-Mil) CerDIP D14
MIL-STD-1835 D- 9 Config.A
24-Pin Rectangular Leadless Chip Carrier L53
24-Lead (300-Mil) Molded DIP P13/P13A
8
CY7C128A
Package Diagrams (continued)
24-Lead Molded SOJ V13
(c) Cypress Semiconductor Corporation, 1993. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

▲Up To Search▲

Price & Availability of CY7C128A-15PC

	To Download CY7C128A-15PC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .